I. MOTIVATION
Development of the semi-conductor technology allows the manufacture of high capacity Field-Programmable-Gate-Arrays (FPGA), which are Application-Specific-IntegratedCircuits (ASIC) to be configured by customers. The re-programmable FPGA chips provide opportunities to implement high flexible, highly integrated and highly synchronized devices for scientific researches. Such applications include quantum computation [1] [2] [3] [4] [5] [6] [7] [8] and quantum metrology 9-17 based on Nitrogen-Vacancy (N-V) center in diamonds. High performance multi-channel Arbitrary-Waveform-Generators (AWG) and pulse generators are usually required to realize precise quantum control 18, 19 and Time-to-Digital-Convertors (TDC) are used to detect the quantum states of the N-V center 20, 21 . The existing solution is to use independent components to implement the multi-function device. Such method contributes
to an "open-loop" system, which is very complex, expensive and lacking of synchronism. On the other hand, the coherent time of the electron spin in the N-V center is very short, ranging from microseconds to milliseconds [9] [10] [11] . The long latency and the low synchronization of the "open-loop" system makes it very difficult to achieve some real-time feedback operations.
All these disadvantages restrict further developments of quantum technologies based on the N-V centers. Therefore, a high performance "close-loop" device which is high flexible and highly integrated, is needed to overcome the restrictions in the future development of the related quantum applications.
The FPGA allows a possible solution to develop powerful devices with high flexibility and integration. In this paper, we present an integrated close-loop device utilizing implemented in the FPGA for applications based on N-V centers. The AWGs, the high time resolution pulse generators and the high precision TDCs are fully implemented using a single Xilinx Virtex-7 FPGA, which is installed in a 12-layer printed-circuit-board (PCB).
II. HARDWARE
The block diagram of the integrated device is shown in Figure 1 and readout. These two boards are connected by two AMP-1469169-1 connectors. All the input and output channels of the two boards are equipped with 50 Ω SMA terminations.
The hardware design of the device is modularized, thus it is easy to upgrade the device by re-configuring the digital compartment, or replacing the FPGA chip and the DAC board which are designed with the same compatible interface specifications.
A. Arbitrary waveform generator
The schematic diagram of the FPGA-based arbitrary waveform generator is shown in This TDC can achieve a time resolution of 23 ps with a dynamic range of 42 seconds. A high speed comparator LMH7322, which contributes to a 170 ps fast rise time, is used to translate the input signal into the LVDS electrical level before measured by the TDC. The accumulation module is integrated for data acquisition, which can either record the counting rates of the input signals or record the distribution of the signal arriving time.
D. Resource occupation
As all the signal generation and read-out functions of the integrated device are fully implemented using the FPGA resources, the resource occupation in the Virtex-7 FPGA XC7VX485T-ffg1761 is significant for design consideration. A customized software to handle the device has been developed. Figure 6 shows the software architecture. The generation of the AWG data and Pulse data, the control of the TDC channels and the DAC configuration are fully managed by this software. Any arbitrary waveform data can be applied to the AWG with the 'arbitrary waveform' mode.
The 'easy waveform' mode can be used to quickly generate some common waveforms such as Pulse, Triangular wave, Sine and Cosine wave, Gaussian wave, Zigzag wave and etc.
The software can also guide the users to generate the digital data for the high resolution pulse channels. The channel calibration, the data correction, the histogram drawing and the data accumulation procession for the TDC channels is also managed by the software. Once the host PC is connected to the device via the USB bus, the software allows automatically configuration for the status registers of the DAC chips, and performing any further command.
IV. PERFORMANCE A. Arbitrary waveform generator
The signal characteristics of the arbitrary waveform signals are demonstrated in Figure   7 . A LeCroy WavePro 735 Zi digital oscilloscope with a 40 GS/s real-time sampling rate and a 3.5 GHz bandwidth was used to record the waveform. The waveform signals were generated using the 'easy waveform' mode. Figure 7(a) shows the self-defined waveforms including sine wave, square wave, triangle wave, saw-tooth wave and Gaussian wave. The two AWG channels output the waveforms synchronously. The 1 GHz sampling clock noise and the low frequency noise from the power supply circuitry are the main noise contributors of the AWG. A Keysight N9020A Spectrum Analyzer was used to measure the noise spectra.
As shown in Figure 7 (b), the noise spectra at channel one of the AWG was measured up-to a frequency of 2 GHz. with a 50 ps difference in pulse width, and the signal from channel one has a 50 ps delay comparing to channel two; The second pair shows the swap of the pulse width and delay between the two channels. The fine delay of the pulses can be real-time adjusted, thus the pulse generator can be applied to continuously outputting pulse signals in a 50 ps resolution with non-dead-time. The Least-Significant-Bit (LSB) of the pulse generator is measured to be 50 ps. Figure 8(b) shows the pulse signal output from channel one, and the pulse width shows a 50 ps incremental sweeping step. 
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The time jitter of the pulse generator was also measured. Two pulse channels output two independent pulses and there was a fixed time delay between the two pulses, and the 
C. Time-to-digital convertor
The bin size and the non-linearity of the TDC were calibrated using the 'code-density' 
V. CONCLUSIONS
We designed and implemented an integrated device with multi-functional generators and TDCs, which can be used in the N-V center based quantum applications including quantum computation and quantum metrology. This device can also be used for other quantum solid state systems, such as quantum dots, phosphorus doped in silicon and defect spins in silicon carbide [27] [28] [29] [30] [31] . The AWGs in the device are equipped with a 1GB DDR3 memory, and each AWG channel can operate with a 1 Gsps sampling rate and a 16-bit amplitude resolution.
The pulse generators are characterized by the superiority of non-dead-time output with a 50 ps high time resolution. The TDCs are designed with a 23 ps time resolution, and an accumulation module is also available. A PC-software which is written in Python is designed to handle the device. We also investigated the performance of the device. The analog outputs from the AWG are free from digital noise with a suppression of better than -143 dBm/Hz.
The pulse generator has the desirable performance in non-linearity and jitter, the output pulses show a 50 ps fine step and high stability in a long time range from 1 ns to 500 ms. The TDC also shows quite good time resolution within a large dynamic range up-to 500 ms. The integrated device shows the ability to achieve a close-loop system. The short latency and the good synchronization are great advantages in realizing real-time digital feedback control of quantum systems in the future, just by programming the unused FPGA resources without any hardware modification. The whole device is re-configurable and modularized, thus it can be easily upgraded by replacing the hardware with compatible packages, and re-programming the device. There are plenty of FPGA resources remaining after the implementation, thus the device provides a high feasibility to discover more potential applications. On the other hand, there are bigger Virtex-7 FPGA chips which has more logic resources, and these chips can be assembled in the same pin compatible package, thus the device can be equipped with a more powerful FPGA chip if required in future. 
